On this page you will find a series of Verilog tutorials that introduce FPGA design and simulation with Verilog. These Verilog tutorials take you through all the steps required to start using Verilog and are aimed at total beginners.

Verilog Video Tutorials

For a deeper dive, our exclusive Verilog video tutorials offer a deeper dive into the subjects covered in our free Verilog tutorials. The video tutorials include live coding sessions with source code that will be shared with anyone that purchases a video.

A new company called Fourdotpay will be handling payments for our Verilog video tutorials. Anyone who signs up with them during this introductory period will receive a £5 welcome bonus.  This means you can try out one of our new videos absolutely free. See our FAQS page for details about how to take advantage of this offer.

We’d really appreciate your feedback on these Verilog video tutorials and the Fourdotday payment portal. For feedback on the videos, please contact us on video@fpgatutorial.com. For feedback on the Fourdotpay platform, please contact us on paul@fourdotzero.io

Video Tutorials

Verilog Tutorials

How to Write a Basic Verilog Module
verilog

How to Write a Basic Verilog Module

In the first post in this series we talk about how Verilog designs are structured and how this relates to the hardware being described …
Read More
An Introduction to Verilog Data Types and Arrays
verilog

An Introduction to Verilog Data Types and Arrays

In this post we talk about the different types we can use in verilog …
Read More
A black board with 1 + 1 = 2 written on it in white chalk
verilog

An Introduction to the Verilog Operators

In this post we look at the different operators which we can use in our verilog designs …
Read More
A picture of a number of electronic chips mounted on a PCB.
verilog

Using Continuous Assignment to Model Combinational Logic in Verilog

In this post we talk about continuous assignment before looking at some of techniques we can use to model combinational logic in verilog …
Read More
The top half of an analog pocket watch.
verilog

Using the Always Block to Model Sequential Logic in Verilog

In this post we discuss the coding methods we can use to model basic sequential logic circuits using Verilog …
Read More
A picture of some electronic test equipment placed on top of a work bench
verilog

How to Write a Basic Verilog Testbench

In this post we talk about testing our verilog based designs using basic test benches …
Read More
If Statements and Case Statements in Verilog
verilog

If Statements and Case Statements in Verilog

In this post we talk about two of the most commonly used sequential statements in verilog – the if statement and case statement …
Read More
Looking up at the sky from the centre of a spiralling building
verilog

An Introduction to Loops in Verilog

In this post we look at the different types of loop which we can use in our verilog designs …
Read More
A computer screen showing the source code for a function
verilog

Using Tasks and Functions in Verilog

In this post we discuss subprograms and how we use them to write more efficient verilog code …
Read More
A bag for recyclable rubbish surrounded by brown leaves.
verilog

Writing Reusable Verilog Code using Generate and Parameters

In this post we look at how we use parameters and generate blocks to write reusable verilog modules …
Read More