<?xml version='1.0' encoding='UTF-8'?><?xml-stylesheet type='text/xsl' href='https://fpgatutorial.com/wp-content/plugins/google-sitemap-generator/sitemap.xsl'?><!-- sitemap-generator-url='http://www.arnebrachhold.de' sitemap-generator-version='4.1.23' -->
<!-- generated-on='April 7, 2026 10:19 am' -->
<urlset xmlns:xsi='http://www.w3.org/2001/XMLSchema-instance' xsi:schemaLocation='http://www.sitemaps.org/schemas/sitemap/0.9 http://www.sitemaps.org/schemas/sitemap/0.9/sitemap.xsd' xmlns='http://www.sitemaps.org/schemas/sitemap/0.9'>	<url>
		<loc>https://fpgatutorial.com/vhdl-entity-architecture-library/</loc>
		<lastmod>2024-11-24T13:11:08+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/vhdl-types-and-conversions/</loc>
		<lastmod>2024-11-24T13:16:49+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/vhdl-records-arrays-and-custom-types/</loc>
		<lastmod>2024-11-06T21:51:57+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/vhdl-logical-operators-and-signal-assignments-for-combinatorial-logic/</loc>
		<lastmod>2024-11-24T13:32:01+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/using-vhdl-process-blocks-to-model-sequential-logic/</loc>
		<lastmod>2024-11-24T13:33:26+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/how-to-write-a-basic-testbench-using-vhdl/</loc>
		<lastmod>2024-11-24T12:50:47+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/vhdl-for-while-loop-if-case-statement/</loc>
		<lastmod>2024-11-24T13:57:24+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/vhdl-function-procedure-package/</loc>
		<lastmod>2024-11-24T14:06:13+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/vhdl-generic-generate/</loc>
		<lastmod>2024-11-25T11:45:22+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/vhdl-shared-variable-protected-type/</loc>
		<lastmod>2024-11-25T11:53:02+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/how-to-write-a-basic-verilog-module/</loc>
		<lastmod>2025-01-01T15:13:00+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/data-types-and-arrays-in-verilog/</loc>
		<lastmod>2025-01-01T15:14:21+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/verilog-operators/</loc>
		<lastmod>2024-12-24T15:59:06+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/verilog-continuous-assignment/</loc>
		<lastmod>2025-01-01T15:15:13+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/verilog-always/</loc>
		<lastmod>2024-12-31T17:52:08+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/how-to-write-a-basic-verilog-testbench/</loc>
		<lastmod>2025-01-01T12:13:42+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/verilog-if-statement-case-statement/</loc>
		<lastmod>2025-01-01T12:35:43+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/verilog-for-loop-while-loop/</loc>
		<lastmod>2025-01-01T14:33:56+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/verilog-function-and-task/</loc>
		<lastmod>2025-01-01T14:40:43+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/verilog-generate/</loc>
		<lastmod>2025-01-01T15:35:20+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/systemverilog-module/</loc>
		<lastmod>2025-01-01T12:20:49+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/systemverilog-data-types/</loc>
		<lastmod>2025-01-01T12:21:11+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/systemverilog-array/</loc>
		<lastmod>2021-04-06T10:35:00+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/systemverilog-dynamic-arrays-queues/</loc>
		<lastmod>2021-04-17T20:58:56+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/systemverilog-typedef-enum-struct/</loc>
		<lastmod>2021-05-12T20:23:42+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/systemverilog-operators/</loc>
		<lastmod>2021-05-21T14:13:00+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/systemverilog-continuous-assignment/</loc>
		<lastmod>2021-05-27T15:44:00+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/systemverilog-always/</loc>
		<lastmod>2021-06-09T13:28:00+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/systemverilog-if-statement-case-statement/</loc>
		<lastmod>2021-06-17T13:27:00+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/systemverilog-loops/</loc>
		<lastmod>2021-06-20T21:19:00+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/systemverilog-functions/</loc>
		<lastmod>2021-07-23T10:44:00+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/systemverilog-tasks/</loc>
		<lastmod>2021-07-30T10:40:00+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
	<url>
		<loc>https://fpgatutorial.com/systemverilog-generate/</loc>
		<lastmod>2021-08-12T14:17:00+00:00</lastmod>
		<changefreq>monthly</changefreq>
		<priority>0.6</priority>
	</url>
</urlset><!-- Request ID: 048552d6bf3b33e4fb2eb792979f474e; Queries for sitemap: 3; Total queries: 28; Seconds: 0; Memory for sitemap: 1KB; Total memory: 34MB -->
